Macro-programmable DSP architecture for parallel/pipelined data path units, targeted for FFT based algorithms
نویسندگان
چکیده
A macro-programmable DSP architecture is presented, which is very well situated for the implementation of algorithms with regular data flow graphs, like FFTs. A smart grouping of the algorithm together with the macrocode concept reduce drastically the control and address generation overhead of the DSP and shorten the computation time. This is finally manifested in very low-power consumption, small DSP size, high throughput combined with a high flexibility of the DSP architecture.
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملA Parallel Pipelined Computer Architecture for Digital Signal Processing
This paper presents a parallel pipelined computer architecture and its six network configurations targeted for the implementation of a wide range of digital signal processing (DSP) algorithms described by both atomic and large grain data flow graphs. The proposed architecture is considered together with programmability, yielding a system solution that combines extensive concurrency with simple ...
متن کاملSingle Path Delay Feedback FFT
Digital Signal Processing (DSP) has become a very important and dynamic research area. Now-aday’s many integrated circuits are dedicated to DSP functions. Fourier Transform is widely used in industrial applications as well as in scientific research. The performance in terms of throughput of the processor is limited by the multiplication. Therefore the multiplier is optimized to make the input t...
متن کاملParallel-Pipelined Radix-6 Multipath Delay Commutator FFT Architectures
The new Proposed design has been designed and developed by novel parallel-pipelined Fast Fourier Transform (FFT) architecture. The most important and fastest efficient algorithm is a FFT. FFT is used to computes the Discrete Fourier Transform (DFT). FFT is mainly applied in autocorrelation, spectrum analysis, linear filtering and pattern recognition system. The proposed architectures were desig...
متن کاملThe TigerSHARC DSP Architecture
In the past two years, several multiple data path and pipelined digital signal processors have been introduced to the marketplace. This new generation of DSPs takes advantage of higher levels of integration than were available for their predecessors. It also incorporates multiple execution units on a single core as well as deep execution pipelines. For an introduction to recent trends in DSPs s...
متن کامل